A high-speed 4096-channel analogue-digital converter for pulse height analysis
نویسندگان
چکیده
منابع مشابه
High-Speed Analog-to-Digital Converter Survey
Every year, higher and higher sampling rates as well as lower and lower power dissipations are reported in the literature. The table in Figure 1 lists published results for nineteen highspeed, low-resolution A/D converters (mostly six to eight bits), along with a few commercial parts, representing a wide variety of fabrication technologies. In the following sections, these reported specificatio...
متن کاملA high-speed wide dynamic range time-to-digital converter
We describe a time-to-digital converter able to measure intervals as great as 100 ns with a resolution of 4 ps rms. It achieves this large dynamic range by simultaneously sampling four sinusoidal wave forms (sine and cosine waves at 200 and 6.25 MHz) derived from a single quartz oscillator. Twelve-bit analog-to-digital conversion of the 200 MHz waves yields the high time resolution. Eight-bit c...
متن کاملReview of Flash Analogue to Digital Converter
This research presents the review of Analog to Digital Convertor (ADC). For ADC there are mainly four different methods, Flash ADC, Pipelined ADC, Successive Approximation ADC, and Sigma Delta ADC. The Flash ADC is the Fast ADC. For Designing the ADC, the parameters important are Static and Dynamic. In static parameters Differential Non Linearity Error (DNLE), Integral Non Linearity Error (INLE...
متن کاملDesign of a Digital Down Converter Using High Speed Digital Filters
Abstract The digital down converter (DDC) is used in the front-end of a multiple-antenna radar. This conversion requires several digital filters working at very high sample rates with low power consumption. The input sample rate is 160 MHz and the output sample rate is 40 MHz. To find suitable filter structures for the implementation of the DDC, several filter structures were evaluated. Both re...
متن کاملHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
In this paper, I present FPGA implementation of a digital down converter (DDC) and digital up converter (DUC) for a single carrier WCDMA system. The DDC and DUC is complex in nature. The implementation of DDC is simple because it does not require mixers or filters. Xilinx System Generator and Xilinx ISE are used to develop the hardware circuit for the FPGA. Both the circuits are verified on the...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nuclear Instruments and Methods
سال: 1968
ISSN: 0029-554X
DOI: 10.1016/0029-554x(68)90368-6